Operations | Monitoring | ITSM | DevOps | Cloud

The JTAG interface is an important tool for debugging and testing embedded systems, providing low-level access to the internal workings of microcontrollers and other integrated circuits. However, this powerful interface also presents significant security threats. In the sixth and final part of this Diving into JTAG article series, we will focus on security issues related to JTAG and the Debug Port.

Grafana Alloy 1.3 is here! First introduced earlier this year, Alloy is our open source distribution of the OpenTelemetry Collector. It has native pipelines for OpenTelemetry and Prometheus telemetry formats, and it uses the same components, code, and concepts that were previously introduced in Grafana Agent Flow. This new release introduces live debugging, enhancing debugging capabilities across key components, which are the building blocks of Alloy.

In this article, we will explore how to use GitHub Actions to automate building STM32CubeIDE projects. Eclipse-based IDEs like STM32CubeIDE are often used for developing embedded systems but can be a little tricky to build in a headless environment.

The software world is changing rapidly due to advancements in GenAI. These technologies are disrupting traditional processes and driving automation across every part of the SDLC. The market for AI code tools is estimated to reach $30 billion by 2032. It started with code generation, then moved to testing, QA, automatic pull requests, and beyond.

Monitoring tools are great at letting you know when something is broken and the overall impact. We should know, we make an error monitoring tool. Observability tools are good for well, observing. But here’s the thing, you (we) don’t observe code. We (you) push code. So what the collective “we” need is a tool that makes it easy to ship, improve, and maintain reliable and performant code.

Persisting to flash is a necessary evil for many embedded devices. Let’s take a look at some of the pitfalls and how they may be avoided.

According to a recent study, failing tests alone cost the enterprise software market an astonishing $61 billion annually. This figure mirrors the vast number of resources devoted to rectifying software failures, translating into about 620 million developer hours lost each year. On average, engineers spend 13 hours to resolve a single software failure, a statistic that paints a stark picture of the current state of debugging efficiency.

Schematic reviews are a part of the hardware development cycle in many if not most, hardware development companies. Typically led by the electrical engineering team, it is easy to overlook design issues that will be important to the firmware team. This post tells of a few stories of design misses that I have made and puts some common lessons learned into a checklist for other firmware engineers.